

a second logic gate for receiving an output signal of the first storage element, and for outputting or fixing the output signal of the first storage element in response to the control signal.

a third logic gate for receiving the output signal of the first storage element, and for outputting or fixing the output signal of the first storage element in response to a complementary signal of the control signal.

when the control signal is in a second state,

when the control signal is in the first

when the control signal is in the second state, the second storage circuit stores an output of the second output terminal of the first storage circuit which is input to the fourth input terminal.

the semiconductor integrated circuit operates  
by receiving a clock signal; and

6. A semiconductor integrated circuit according to claim 4, wherein

7. A semiconductor integrated circuit according to claim 4, wherein

when the control signal is in the second state, the semiconductor integrated circuit is in a

8. A semiconductor integrated circuit according to claim 4, wherein

9. A semiconductor integrated circuit comprising:

a first logic circuit for receiving a first output signal of the first output terminal of the first storage circuit, for performing a predetermined first processing on the first output signal, and for outputting of the first output signal;

a second logic circuit for receiving a second output signal of the third output terminal of the second storage circuit, for performing a predetermined second processing on the second output signal, and for outputting of the second output signal; and

a third storage circuit including fifth and sixth input terminals, and a third control terminal for receiving the control signal, wherein

when the control signal is in a first state, the first storage circuit stores a first signal, which is input to the first input terminal, to output the stored first signal to the first output terminal;

when the control signal is in a second state, the first storage circuit stores a second signal, which is input to the second input terminal, to output the stored second signal to the first output terminal;

when the control signal is in the first state, the second storage circuit stores the first output signal, which is input to the third input terminal, to output the stored first output signal to the third output terminal;

when the control signal is in the second state, the second storage circuit makes a voltage of the third output terminal to be any voltage of operation voltages of the second logic circuit, and stores an output from the second output terminal of the first storage circuit, which is input to the fourth input terminal, to output the stored output to the fourth output terminal;

when the control signal is in the first state, the third storage circuit stores the second output signal which is input to the fifth input terminal; and

when the control signal is in the second state, the third storage circuit stores an output from the fourth output terminal of the second storage

00031878-082001

circuit which is input to the sixth input terminal.

10. A semiconductor integrated circuit according to claim 9, wherein

when the control signal is in the second state, the first storage circuit further makes a voltage of the first output terminal to be any voltage of operation voltages of the first logic circuit.

11. A semiconductor integrated circuit according to claim 9, wherein

a specification of a delay time of the first logic circuit is shorter than a specification of a delay time of the second logic circuit;

a specification of power consumption of the first logic circuit is set to be smaller than a specification of power consumption of the second logic circuit; and

when the control signal is in the second state, the first storage circuit stores the second signal, which is input to the second input terminal, to outputs the stored second signal to the output terminal.

12. A semiconductor integrated circuit according to claim 9, wherein

a path length from the fourth output terminal to the sixth input terminal is shorter than a path length from the second output terminal to the fourth input terminal; and

when the control signal is in the first

00031878-082001



receiving a clock signal; and

the first to third storage circuits store a signal from a circuit of a previous stage at a first timing of the clock signal, to output the stored signal to a circuit at a later stage at a second timing of the clock signal.

15. A semiconductor integrated circuit according to claim 9, wherein

when the control signal is in the first state, the semiconductor integrated circuit is in a normal operation mode; and

when the control signal is in the second state, the semiconductor integrated circuit is in a test mode.

16. A semiconductor integrated circuit according to claim 9, wherein the first to third storage circuits are scan flipflops.

09931878.082004

all  
A6